




F I G. 6




F I G. 7



F I G. 8



F I G. 9






FIG. 11




FIG. 12




FIG. 13





FIG. 14



$FIG_{\bullet}15$		
	Clock Signal Input	
	Data Signal Input (A1)(B1)(C1)(D1)(E1)(F1)	
	В	A1 (C1 (E1)
	c	B1 (D1 (F1)
a t	Control Signal (M) for AC Dri	
		A1 (C1 (E1)
	E	B1 (D1 (F1)
a t	Control Signal (M) for AC Dri	ving is 1
	D	A1 (C1 (E1)
	E	B1 (D1 (F1)
	FIG. 1 Clock Signal Input Data Signal Input A1B1	C1/D1/E1/F1/
		A1 C1 E1
		B1 / D1 / F1 /
a t	Control Signal (M) for AC Dri	ving is 0
	D	A1 (C1 (E1)
	X	B1 (D1 (F1)
	Н	A1 C1 E1
		<u> </u>
	Data Signal Output	(A 1)(B 1)(C 1)(D 1)(E 1)(F 1)
аt	Control Signal (M) for AC Dri	
		A1 (C1 (E1)
	E	B1 \ D1 \ F1 \
	Н	A1 C1 E1
		<u> </u>
	Data Simpal Output	B1/C1/D1/E1/F1/




FIG. 18




FIG. 20




FIG. 21






FIG. 22








FIG. 25




FIG. 26




FIG. 27




FIG. 28






FIG. 29








FIG. 32A Prior Art




FIG. 32B Prior Art

